JEDEC JESD8-8-1996 标准详情
- 标准号:JEDEC JESD8-8-1996
- 中文标题:3.3伏的短系列终止逻辑(SSTL-3)
- 英文标题:stub series terminated logic for 3.3 volts (sstl-3)
- 标准类别:电子元件工业联合会标准JEDEC
- 发布日期:1996-01-01
This standard defines the input, output specifications and ac test conditions for devices that aredesigned to operate in the SSTL-3 logic switching range, nominally O V to 3.3V. The standardmay be applied to ICs operating with separate VDD and VDDQ s
* 特别声明:资源收集自网络或用户上传,本网站所提供的电子文本仅供参考,请以正式出版物为准。仅供个人标准化学习,研究使用。如有侵权,请及时联系我们!
